#### A PROGRAMMABLE SERIALIZING DATA PATH

Eric D. Groen

Charles W. Boecker

### FIELD OF THE INVENTION

[0001] This invention relates generally to general-purpose integrated circuits and more particularly to programmable logic devices.

#### BACKGROUND

[0002] Programmable devices are a class of generalpurpose integrated circuits that can be configured for a wide variety of applications. Such programmable devices have two basic versions, mask programmable devices, which programmed only by а manufacturer, and field programmable devices, which are programmable by the end-In addition, programmable devices can be further categorized as programmable memory devices or programmable devices. Programmable memory devices include programmable ready-only memory (PROM), erasable programmable read-only memory (EPROM) and electronically erasable programmable read-only memory Programmable logic devices include programmable logic array (PLA) devices, programmable array logic (PAL) devices, (EPLD), erasable programmable logic devices and programmable gate arrays (PGA).

[0003] Field programmable gate arrays (FPGA) have become very popular for telecommunication applications, Internet applications, switching applications, routing applications, et cetera. Generally, an FPGA includes a programmable logic fabric and a programmable input/output section. The programmable logic fabric may be programmed to perform a wide variety of functions corresponding to the particular

end-user applications. The programmable logic fabric may be implemented in a variety of ways. For example, the programmable logic fabric may be implemented in a systematic array configuration, a row base configuration, a sea-of-gates configuration, or a hierarchical programmable logic device configuration.

[0004] The programmable input/output section may be fabricated on the perimeter of a substrate supporting the FPGA and provides coupling to the pins of the integrated circuit package allowing users access to the programmable logic fabric. Typically, the programmable input/output section includes a number of serial/deserial transceivers to provide access to the programmable logic fabric. Such transceivers include a receiver section that receives incoming serial data and converts it into parallel data and a transmitter section that converts outgoing parallel data into an outgoing serial data stream.

[0005] Since FPGA's are used in a wide variety of applications, which are typically governed by one or more standards, the transceivers need to be able to accommodate a wide variety of data. For example, data based standards, 10G Ethernet, Infiniband, Fibre Channel, have such as parallel input data widths in multiples of ten (e.g., 10 20 bits, 40 bits, etc.) while telecom based standards, such as SONET OC-48 and OC-192, have parallel input data widths in multiples of eight (e.g., 8 bits, 16 32 bits, 64 bits, etc.). To accommodate the different types of input parallel data, the receive path of transceivers included two parallel to converters: one for each type of parallel input data. While this solutions allows the FPGA to facilitate the wide variety of applications, it is costly in die area since

effectively redundant circuits are included on the die and only one is used at a time.

[0006] Therefore, a need exists for a programmable serial data path that can accommodate input parallel data of varying data width multiples.

## BRIEF SUMMARY OF THE INVENTION

The programmable serializing data path of the [0007] present invention substantially meets these needs others. In one embodiment, a programmable serial data path includes a programmable timing circuit and a parallel to The programmable timing circuit is operably serial module. coupled to generate a first plurality of timing signals when the width of the parallel input data is of a first multiple and to generate a second plurality of timing signals when the width of the parallel input data is of a second multiple. The parallel to serial module is operably coupled to convert the parallel input data into serial output data based on the first or second plurality of timing signals. With such a programmable serial data path, a wide variety of applications having input parallel data data width multiples readily of varying can accommodated.

[0008] In another embodiment, a method for programmable serializing of parallel data begins by receiving the parallel data. The process continues by obtaining a data width of the parallel data by obtaining a desired serial data output rate. The process continues by generating a multiple state control sequence based on the data width of the parallel data and the desired serial data output rate. The process continues by converting the parallel data into serial data in accordance with the multiple state control sequence. With such a method, a wide variety of

applications having input parallel data of varying data width multiples can readily be accommodated.

# BRIEF DESCRIPTION OF THE DRAWINGS

- [0009] Figure 1 is a schematic block diagram of a programmable logic device in accordance with the present invention;
- [0010] Figure 2 is a schematic block diagram of a programmable multi-gigabit transceiver in accordance with the present invention;
- [0011] Figure 3 is a schematic block diagram of a programmable transmit physical media attachment module in accordance with the present invention;
- [0012] Figure 4 is a schematic block diagram of a programmable serializing data path in accordance with the present invention;
- [0013] Figure 5 is a schematic block diagram of the programmable clock divider in accordance with the present invention:
- [0014] Figure 6 is a timing diagram of the programmable clock divider for 20 bit parallel input data in accordance with the present invention;
- [0015] Figure 7 is a timing diagram of the programmable clock divider for 40 bit parallel input data in accordance with the present invention;
- [0016] Figure 8 is a timing diagram of the programmable clock divider for 16 bit parallel input data in accordance with the present invention;
- [0017] Figure 9 is a timing diagram of the programmable clock divider for 32 bit parallel input data in accordance with the present invention;

[0018] Figure 10 is a schematic block diagram of the parallel to serial module in accordance with the present invention; and

[0019] Figure 11 is a logic diagram of a method for programmable serializing of parallel data in accordance with the present invention.

# DETAILED DESCRIPTION OF THE INVENTION

[0020] Figure 1 is a schematic block diagram of programmable logic device 10 that includes programmable logic fabric 12, a plurality of programmable multi-gigabit transceivers (PMGT) 14-28 and a control module 30. programmable logic device 10 may be a programmable logic device, a programmable array logic device, programmable logic device, and/or erasable a field programmable gate array (FPGA). When the programmable logic device 10 is a field programmable gate array (FPGA), the programmable logic fabric 12 may be implemented as a symmetric array configuration, a row-based configuration, a configuration, and/or hierarchical sea-of-gates a programmable logic device configuration. The programmable logic fabric 12 may further include at least one dedicated fixed processor, such as a microprocessor core, to further facilitate the programmable flexibility offered by programmable logic device 10.

[0021] The control module 30 may be contained within the programmable logic fabric 12 or it may be a separate module. In either implementation, the control module 30 generates the control signals to program each of the transmit and receive sections of the programmable multigigabit transceivers 14-28. In general, each of the programmable multigigabit transceivers 14-28 performs a serial-to-parallel conversion on received data and performs

a parallel-to-serial conversion on transmit data. The parallel data may be 8-bits, 10-bits, 16-bits, 20-bits, 32-bits, 40-bits, 64-bits, et cetera wide. Typically, the serial data will be a 1-bit stream of data that may be a binary level signal, multi-level signal, etc. Further, two or more programmable multi-gigabit transceivers may be bonded together to provide greater transmitting speeds. For example, if multi-gigabit transceivers 14, 16 and 18 are transceiving data at 3.125 gigabits-per-second, the transceivers 14-18 may be bonded together such that the effective serial rate is 3 times 3.125 gigabits-per-second.

[0022] Each of the programmable multi-gigabit transceivers 14-28 may be individually programmed to conform to separate standards. In addition, the transmit path and receive path of each multi-gigabit transceiver 14-28 may be separately programmed such that the transmit path of a transceiver is supporting one standard while the receive path of the same transceiver is supporting a different standard. Further, the serial rates of the transmit path and receive path may be programmed from 1 gigabit-per-second to tens of gigabits-per-second. The size of the parallel data in the transmit and receive sections, or paths, is also programmable and may vary from 8-bits, 10-bits, 16-bits, 20-bits, 32-bits, 40-bits, 64bits, et cetera.

[0023] Figure 2 is a schematic block diagram of a representative one of the programmable multi-gigabit transceivers 14-28. In this embodiment, the programmable multi-gigabit transceiver 14-28 includes a transmit section 70, a receive section 72, a control module 35 and a programmable interface 36. The transmit section 70 includes a programmable transmit PMA module 38 and a

programmable transmit PCS (physical coding sublayer) module 42. The receive section 72 includes a programmable receive PMA module 40 and a programmable receive PCS module 44.

[0024] In operation, the programmable logic fabric 12 provides transmit data words 46, which may be 2 bytes, 4 bytes, 8 bytes, etc. in width, to the programmable transmit PCS module 42 via the programmable interface 36. The programmable transmit PCS module 42 converts the transmit data words 46 into transmit parallel data 48, which may be 8, 10, 16, 20, 32, 40 64, etc. bits in width. The programmable transmit PMA module 38, which will be described in greater detail with reference to Figure 3, converts the transmit parallel data into transmit serial data 50.

[0025] The programmable receive PMA module 40 is operably coupled to convert receive serial data 52 into receive parallel data 54, which may be 8, 10, 16, 20, 32, 40, 64, etc. bits in width. The programmable receive PCS module 44 converts the receive parallel data 54 into receive data words 56, which may be 2 bytes, 4 bytes, 8 bytes, etc. in width. The programmable receive PCS module 44 provides the receive data words 56 to the programmable logic fabric 12 via the programmable interface 36.

programs the transmit section 70 and the receive section 72 via transmit setting 74 and receive setting 76, respectively. The control module 35 also programs the programmable interface 36 via the logic interface setting 58. Accordingly, the control module 35 may program the receiver section 72 to function in accordance with one standard while programming the transmit section 70 in accordance with another standard and to participate in

channel bonding. Further, the logic interface setting 58 may indicate that the transmit data words 46 are received from the programmable logic fabric 12 at a different rate than the received data words 56 are provided to the programmable logic fabric 12. As one of average skill in the art will appreciate, the programmable interface 36 may include a transmit buffer and a receive buffer, and/or an elastic store buffer to facilitate the providing and receiving of the data words 56 and 46 to-and-from the programmable logic fabric 12.

[0027] Figure 3 is a schematic block diagram of the programmable transmit PMA module 38 that includes programmable serializing data path 80 and a line driver 89. The programmable serializing data path 80 includes a programmable timing circuit 82, which will be described in greater detail with reference to Figures 4 - 9, and a parallel to serial module 84, which will be described in greater detail with reference to Figures 4 and 10. general, the programmable timing circuit 82 is operably coupled to generate a first plurality of timing signals when width 87 of parallel input data 48 is of a first multiple and to generate a second plurality of timing signals when the width 87 of the parallel input data is of a second multiple. The parallel to serial module 84 is operably coupled to convert the parallel input data 48 into serial output data 86 based on the first or plurality of timing signals 88. The line driver 89 operably coupled to drive the serial output data 86 onto a transmission line as the transmit serial data 50.

[0028] Figure 4 is a schematic block diagram of the programmable serializing data path 80, wherein the parallel to serial module 84 includes three multiplexing modules 96,

98, 100 and the programmable timing circuit 82 includes a phase locked loop (PLL) 90, a clock divider 92, and a programmable clock divider 94.

In operation, the PLL 90 generates a serial data [0029] clock 110 from a reference clock 114. For example, the reference clock 114 may be a 25 MHz clock and the serial data clock 110 may be a 5 GHz clock. The clock divider 92 110 divides the serial data clock to produce intermediate data clock 108. For example, the clock divider 92 may be a divide by two module such that, for a 5 GHz serial data clock 110, the intermediate data clock 108 is a 2.5 GHz clock.

The programmable clock divider 94, which will be [0030] described in greater detail with reference to Figures 5 -9, receives the data width indication 92 and generates therefrom a clock select signal 112. Based on the clock select signal 112, the programmable clock divider divides the intermediate data clock 108 to produce a first or second multi-bit parallel data clock 106. For example, if the data width is a first multiple (e.g., 20) the clock select signal 112 may enable the programmable clock divider 94 to be a divide by five state machine. As an alternate example, if the data width is of a second multiple (e.g., 16), the clock select signal may enable the programmable clock divider 94 to be a divide by four state machine. Note that the first parallel data clock, the intermediate data clock 108, and the serial data clock 110 comprise the first plurality of timing signals and the second parallel data clock, the intermediate data clock 108, and the serial data clock 110 comprise the second plurality of timing signals.

[0031] The first multiplexing module 96, which will be described in greater detail with reference to Figure 10, is operably coupled to receive the transmit parallel data 48 and, based on the first or second parallel data clock 106, produce n-bit first intermediate data 102. In one embodiment, the first multiplexing module 96 includes four 16 to 1 multiplexers that collectively convert transmit parallel data into a four bit data stream.

[0032] The second multiplexing module 98 converts the first intermediate data 102 into m-bit intermediate data 104 based on the intermediate data clock 108, where m is In one embodiment, the second multiplexing less than n. module 98 includes two 2 to 1 multiplexors and the second intermediate data 104 is two bit data. The third multiplexing module 100 converts the second intermediate data 104 into the serial output data 100 based on the serial data clock 110.

As an example of 20 bit parallel input data to a [0033] 5 Gbps serial data stream, the serial data clock 110 is established to be 5 GHz. The clock divider 92 is a divide by two module such that the intermediate data clock 108 is 2.5 GHz. The clock select signal 112 establishes a divide by five operation for the programmable clock divider 94 such that the parallel data clock 106 is a three-bit, five state 250 MHz clock signal. For each state of the parallel data clock 106, the first multiplexing module 96 outputs 4 bits of the parallel data 48, which is inputted to the second multiplexing module 98. The second multiplexing module 98 outputs from one of the two 2 to 1 multiplexers at every transition of the intermediate data clock 108 to every clock cvcle produce а 2-bit output intermediate data clock 108. The third multiplexing module

100 outputs one of the 2 bits from the second multiplexing module on every transition of the serial data clock 110 to produce the serial output data 86.

[0034] As one of average skill in the art will appreciate, a buffer or latch may be included at the input of each of the multiplexing modules 96, 98, and 100 to facilitate data and clock alignment.

[0035] Figure 5 is a schematic block diagram of the programmable clock divider 94 that includes a plurality of flip flops 124, 126, and 128, a data width module 120, a NOR gate 122, and a multiplexer (MUX). The data width module 120 is operably coupled to receive the data width indication 92 and generate, therefrom, the clock select signal 112, which is the control input to the multiplexer (MUX). In addition, the data width module 120 generates a clock signal (CLK3) of the parallel data clock 106 based on the data width indication 92 and the intermediate data clock 108.

[0036] When the data width indication 92 indicates that the data width is 20 bits, the clock select signal 112 enables the multiplexer to pass the output of flip-flop 126 to the input of flip-flop 128. In this mode, the timing diagram of Figure 6 is produced. As shown, at cycle k of the intermediate data clock 108, the outputs of each of the flip-flops (CLK2, CLK1, and CLK0) are logic zero. Note that with a data width of 20 bits, the clock signal (CLK3) produced by the data width module 120 is always a logic zero. With both inputs to NOR gate 122 being logic zeros, the output of the NOR gate 122 is a logic one, which is coupled to the input of the first flip flop 124.

[0037] At clock cycle k+1 of the intermediate data clock 108, the output of the first flip-flop (CLK<sub>2</sub>) is a logic

one, while the outputs  $(CLK_1 \text{ and } CLK_0)$  of the second and third flip flops are a logic zero. At this cycle, both inputs to the NOR gate are both logic zeros, output of the NOR gate 122 remains a logic one. clock cycle k+2, the output of the first flip flop (CLK2) remains a logic one. Since, at clock cycle k+1, the first flip-flop outputted a logic one, which is the input to the second 'flip flop 126, during clock cycle k+2, the output of the second flip flop  $(CLK_1)$  is a logic one. The output of the third flip flop  $(CLK_0)$  remains a logic zero. of the inputs to the NOR gate 122 being a logic one during clock cycle k+2, the output of NOR gate 122 is a logic Thus, at clock cycle k+3, the input to the first zero. flip flop is a logic zero, such that its output (CLK2) is a logic zero. With both inputs to the second and third flip flops being logic ones, the outputs of these flip flops (CLK<sub>1</sub> & CLK<sub>0</sub>) are both logic ones. With these signals being logic ones, the output of NOR gate 122 remains a logic zero.

[0038] At clock cycle k+4, the inputs to first and second flip flops are both logic zeros, thus their outputs (CLK<sub>2</sub> & CLK<sub>1</sub>) are logic zeros. The input to the third flip flop is a logic one, thus its output (CLK<sub>0</sub>) is a logic one. With one of the inputs to the NOR gate 122 being a logic one, its output is a logic zero. Thus, at clock cycle k+5, the input to each of the flip flops is zero, thus their outputs are zero, which corresponds to the first state of the five states for the parallel clock 106, and the five state pattern repeats.

[0039] Figure 7 is a timing diagram of the programmable clock divider 94 when the data width of the input parallel data is 40 bits. The generation of CLK<sub>2</sub>, CLK<sub>1</sub>, and CLK<sub>0</sub> is

as discussed with reference to Figure 6. In this example, the clock signal CLK<sub>3</sub> produced by the data width module 120 is toggled at a rate corresponding to the rate at which the cycle of clocks CLK<sub>2</sub>, CLK<sub>1</sub>, and CLK<sub>0</sub> repeats. Accordingly, in this mode, the programmable clock divider produces a 4 bit 10 state parallel clock 106.

With reference to Figure 5, when the data width [0040] indication 92 indicates that the data width is 16 bits, the clock select signal 112 enables the multiplexer to output the fixed logic signal 130 (e.g., a logic zero) to the input of flip-flop 128. In this mode, the timing diagram of Figure 8 is produced. As shown in Figure 8, at cycle k of the intermediate data clock 108, the outputs of each of the flip-flops (CLK<sub>2</sub>, CLK<sub>1</sub>, and CLK<sub>0</sub>) are logic zero. both inputs to NOR gate 122 being logic zeros, the output of the NOR gate 122 is a logic one, which is coupled to the input of the first flip flop 124. Note that with a data width of 16 bits, the clock signal (CLK3) produced by the data width module 120 is always a logic zero. Further note that with a fixed logic zero coupled to the input of the third flip flop 128 its output (CLK<sub>0</sub>) is always a logic zero.

[0041] At clock cycle k+1 of the intermediate data clock 108, the output of the first flip-flop ( $CLK_2$ ) is a logic one, while the output ( $CLK_1$ ) of the second third flip flop is a logic zero. At this cycle, both inputs to the NOR gate are both logic zeros, thus the output of the NOR gate 122 remains a logic one. Thus, at clock cycle k+2, the output of the first flip flop ( $CLK_2$ ) remains a logic one. Since, at clock cycle k+1, the first flip-flop outputted a logic one, which is the input to the second flip flop 126, during clock cycle k+2, the output of the second flip flop ( $CLK_1$ )

is a logic one. With one of the inputs to the NOR gate 122 being a logic one during clock cycle k+2, the output of NOR gate 122 is a logic zero. Thus, at clock cycle k+3, the input to the first flip flop is a logic zero, such that its output ( $CLK_2$ ) is a logic zero. With the input to the second third flip flop being a logic one, its output ( $CLK_1$ ) is a logic one. With these signals being logic ones, the output of NOR gate 122 remains a logic zero.

[0042] At clock cycle k+4, the inputs to first and second flip flops are both logic zeros, thus their outputs (CLK<sub>2</sub> & CLK<sub>1</sub>) are logic zeros, which corresponds to the first state of the four states for the parallel clock 106, and the four state pattern repeats.

[0043] Figure 9 is a timing diagram of the programmable clock divider 94 when the data width of the input parallel data is 32 bits. The generation of  $CLK_2$ ,  $CLK_1$ , and  $CLK_0$  is as discussed with reference to Figure 8. In this example, the clock signal  $CLK_3$  produced by the data width module 120 is toggled at a rate corresponding to the rate at which the cycle of clocks  $CLK_2$ ,  $CLK_1$ , and  $CLK_0$  repeats. Accordingly, in this mode, the programmable clock divider produces a 4 bit 8 state parallel clock 106.

[0044] Figure 10 is a schematic block diagram of an embodiment of the parallel to serial module 84. In this embodiment, the parallel to serial module 84 includes four 16 to 1 multiplexers for the first multiplexing module 96, two 2 to 1 multiplexers 142 and 144 for the second multiplexing module 98, and one 2 to 1 multiplexer for the third multiplexing module 100. Note that the four 16 to 1 multiplexers of the first multiplexing module 96 are shown superimposed such that the zeroth bit position of the first multiplexing module 96 receives bits 0 through 3 [3:0] of

the parallel data 48. In this configuration, a first one of the four 16 to 1 multiplexers receive bit 0, a second multiplexer receives bit 1, a third multiplexer receives bit 2, and the fourth multiplexer receives bit 3.

[0045] As further illustrated, the bit 1 position of the four multiplexers receives bits 16 to 19 [19:16] of the parallel data 48. The bit 2 and 3 positions of the four multiplexers receive bits 12 to 15 [15:12] of the parallel data 48. The bit 4 position of the four multiplexers receives bits 4 to 7 [7:4] of the parallel data 48. The bit 6 position of the four multiplexers receives bits 8 to 11 [11:8] of the parallel data 48. Note that bit positions 5 and 7 are unused. For 16 bit or 20 bit data 48, these are the only connections needed to produce the serial output data 86. The remaining connections to the input bit positions of the four multiplexers are for 32 bit and 40 bit parallel input data 48.

For instance, when the parallel data is 20 bits [0046] in width, the table in the lower right of the figure illustrates the multiple states of the parallel clock 106  $CLK_3$ ,  $CLK_2$ ,  $CLK_1$ , includes and  $CLK_0$ corresponding decimal equivalent of the parallel clock 106. As is also shown, these clock signals are the control inputs to the four multiplexers of the first multiplexing At the first interval of the parallel clock, module 96. each of the clock signals CLK3, CLK2, CLK1, and CLK0 are zero, which has a decimal equivalent of 0. As such, with this combination of clock signals applied to the control input of the multiplexers of the first multiplexing module 96, each of the four multiplexers outputs the data coupled to bit position 0. As configured, this corresponds to outputting the first four bits [3:0] of the parallel data

48. The next state of the parallel clock is 0100, which is 4. Thus, the multiplexers output the data coupled to input bit 4 position, which corresponds to bits 4 - 7 of the parallel data 48. At the third interval of the parallel clock, it has a value of 0110, which is a decimal 6. Thus, during this cycle, the multiplexers output the bits [11:8] at bit 6 position of their inputs. Note that these three clock cycles are the same for the 16-bit parallel data width as shown in the clock pattern in the upper right of the figure.

[0047] At the fourth state of the parallel clock for a 20 bit input, it has a binary value of 0011, which is the decimal equivalent of 3. Thus, during this interval, for 20 bit data, the multiplexers are outputting the bits [15:12] present at bit 3 position of their inputs. Note that the fourth state of the parallel clock for a 16 bit input is 0010, which is the decimal equivalent of 2. As such, during the fourth interval of the parallel clock for 16 bit inputs, the multiplexers output the bits [15:12] at bit 2 position of their inputs. Since the parallel clock is either in a 20 bit, or multiple thereof, mode, or a 16 bit, or multiple thereof, mode, the second and third inputs of the multiplexers can be tied together without incident.

[0048] Following the remaining states for 16 bit, 20 bit, 32 bit, or 40 bit, the output of the four multiplexers can be readily determined for each state. As one of average skill in the art will appreciate, other bit widths may be converted into serial data using the concepts as presented herein.

[0049] Another embodiment of the programmable serializing data path 80 includes a processing module and memory. The processing module may be a single processing

device or a plurality of processing devices. Such a processing device may be a microprocessor, controller, digital signal processor, microcomputer, central processing unit, field programmable gate array, programmable logic device, state machine, logic circuitry, analog circuitry, digital circuitry, and/or any device that manipulates signals (analog and/or digital) based operational instructions. The memory may be a single memory device or a plurality of memory devices. Such a memory device may be a read-only memory, random access memory, volatile memory, non-volatile memory, static memory, dynamic memory, flash memory, cache memory, and/or any device that stores digital information. Note that when the processing module implements one or more of functions via a state machine, analog circuitry, digital circuitry, and/or logic circuitry, the memory storing the corresponding operational instructions may be embedded within, or external to, the circuitry comprising the state machine, analog circuitry, digital circuitry, and/or logic The memory stores, and the processing module circuitry. executes, operational instructions corresponding least some of the steps and/or functions illustrated in Figure 11.

[0050] Figure 11 is a logic diagram of a method for programmable serializing of parallel data that begins at step 150 where parallel data is received. The process then proceeds to step 152 where data width of the parallel data is obtained by receiving an input selection of the data width or by automatically determining the data width based on the receiving of the parallel data. The process then proceeds to step 154 where a desired serial data output rate is obtained.

[0051] The process then proceeds to step 156 where a multiple state control sequence is generated based on the data width of the parallel data and the desired serial data output rate. In one embodiment, multiple state control sequence is produced by first generating a serial data clock having a rate corresponding to the desired serial data output rate. Then, a first set of control signals is generated from the serial data clock when the data width is of a first multiple, wherein the serial data clock and the first set of control signals constitutes the multiple state control sequence. Alternatively, when the data width is of a second multiple, a second set of control signals is generated from the serial data clock, wherein the serial data clock and the second set of control signals constitutes the multiple state control sequence.

In another embodiment, the multiple state control [0052] sequence may be generated by: generating a serial data clock having a rate corresponding to the desired serial data output rate; dividing the serial data clock into an intermediate data clock; generating a first set of control signals from the intermediate data clock when the data width is of a first multiple, wherein the serial data clock, the intermediate data clock, and the first set of control signals constitutes the multiple state control and generating a second set of control signals sequence; from the intermediate data clock when the data width is of a second multiple, wherein the serial data clock, intermediate data clock, and the second set of control signals constitutes the multiple state control sequence.

[0053] In this embodiment of the multiple state control sequence, the first and second set of control signals may be: a three bit, five state parallel data clock as the

first set of control signals when the parallel input data is twenty bits wide; a three bit, four state parallel data clock as the second set of control signals when the parallel input data is sixteen bits wide; a four bit, ten state parallel data clock as the first set of control signals when the parallel input data is forty bits wide; and a four bit, eight state parallel data clock as the second set of control signals when the parallel input data is thirty-two bits wide.

[0054] Having generated the multiple state control sequence, the process proceeds to step 158 where the parallel data is converted into serial data in accordance with the multiple state control sequence. In one embodiment, the converting the parallel data into serial data includes, when the width of the parallel data is twenty: selecting bits of the parallel data per sequencing of the three bit, five state parallel data clock to produce a first set of intermediate bits; selecting two bits of the of intermediate bits set per cycle of the intermediate data clock to produce two selected bits; and selecting one of the two selected bits per cycle of the serial data clock to produce the serial data.

[0055] In another embodiment, the converting the parallel data into serial data includes, when the width of the parallel data is sixteen: selecting bits of the parallel data per sequencing of the three bit, four state parallel data clock to produce a second set of intermediate bits; selecting two bits of the second set of intermediate bits per cycle of the intermediate data clock to produce the two selected bits; and selecting one of the two selected bits per cycle of the serial data clock to produce the serial data.

[0056] As one of average skill in the art will appreciate, the term "substantially", as may be used herein, provides an industry-accepted tolerance to its corresponding term. Such an industry-accepted tolerance may range, for example, from less than one percent to twenty percent and may correspond to, but is not limited values, to, component integrated circuit variations, temperature variations, rise and fall times, and/or thermal noise. As one of average skill in the art will further appreciate, the term "operably coupled", as may be used herein, includes direct coupling and indirect coupling via another component, element, circuit, or module where, for indirect coupling, the intervening component, element, circuit, or module does not modify the information of a signal but may adjust its current level, voltage level, and/or power level. As one of average skill in the art will also appreciate, inferred coupling (i.e., where one element is coupled to another element by inference) includes direct and indirect coupling between two elements in the same manner as "operably coupled".

[0057] The preceding discussion has presented a programmable serializing data path that can accommodate a wide variety of applications having input parallel data of varying data width multiples without the need for redundant circuitry. As one of average skill in the art will appreciate, other embodiments may be derived from the teachings of the present invention without deviating from the scope of the claims.